

PATENT APPLICATION TRANSMITTAL LETTER

(Large Entity)

Docket No.
INTL-0296-US

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Transmitted herewith for filing under 35 U.S.C. 111 and 37 C.F.R. 1.53 is the patent application of:

MICHAEL J. McTAGUE, RAMAN M. SRINIVASAN and BRAD A. BARMORE

For: ASYMMETRIC DIGITAL SUBSCRIBER LOOP MODEM

Enclosed are:

- ☒ Certificate of Mailing with Express Mail Mailing Label No. EL515089246US
- ☒ Three (3) sheets of drawings.
- ☐ A certified copy of a application.
- ☒ Declaration ☐ Signed. ☒ Unsigned.
- ☐ Power of Attorney
- ☐ Information Disclosure Statement
- ☐ Preliminary Amendment
- ☐ Other:


JC564 U.S. PTO
09/471435
12/23/99

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	30	- 20 =	10	x \$18.00	\$180.00
Indep. Claims	4	- 3 =	1	x \$78.00	\$78.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$760.00
TOTAL FILING FEE					\$1,018.00

- ☐ A check in the amount of to cover the filing fee is enclosed.
- ☐ The Commissioner is hereby authorized to charge and credit Deposit Account No. as described below. A duplicate copy of this sheet is enclosed.
 - ☐ Charge the amount of as filing fee.
 - ☐ Credit any overpayment.
 - ☐ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
 - ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Dated: December 23, 1999


Signature
Timothy N. Trop, Reg. No. 28,994
Trop, Pruner, Hu & Miles, P.C.
8554 Katy Freeway, Suite 100
Houston, Texas 77024
Ph: (713) 468-8880
Fax: (713) 468-8883

cc:

APPLICATION

FOR

UNITED STATES LETTERS PATENT

TITLE: **ASYMMETRIC DIGITAL SUBSCRIBER LOOP
MODEM**

INVENTORS: **MICHAEL J. McTAGUE, RAMAN M.
SRINIVASAN and BRAD A. BARMORE**

Express Mail No.: EL515089246US

Date: December 23, 1999

ASYMMETRIC DIGITAL SUBSCRIBER LOOP MODEM

Background

This invention relates generally to systems for asymmetric digital subscriber loop (ADSL) communications.

Modems (short for "modulator demodulator") are used to transfer data between processor-based systems. Generally, modems may be utilized to transmit information between processor-based systems over telephone lines. A pair of modems are coupled through a transport such as a telephone network. Each modem includes a transmitter and a receiver which may be coupled by an elastic store or hybrid. In general, digital information developed by a processor-based system may be converted to analog information for transmission over the transport. Likewise, analog information received from the transport may be converted to digital information for use by the processor-based system. Thus, on each end of the transport, a modem may be provided.

A modem that is used with personal computers, as an example, may be called a remote modem because it is remote from the telephone network's central office. A modem that is provided by a telephone system is generally called a central office modem.

ADSL modems may use frequency division multiplexing (FDM) or echo cancellation (EC) to achieve full duplex operation over a subscriber loop. Discrete multi-tone (DMT) is a multi-carrier modulation technique that may
5 achieve high bandwidth efficiency. A central office ADSL modem transmits a downstream signal to a modem at a remote terminal. The central office modem receives an upstream signal from the remote modem. The upstream and downstream signals use a common transport, typically a telephone line.
10 The upstream signal may carry data on a lower portion of a band of frequencies. The downstream signal may carry data over an upper portion of a band of frequencies. In some embodiments, a wider bandwidth may be utilized for downstream signals than upstream signals.

Existing ADSL modems generally are implemented using
15 two or more integrated circuits. One set of integrated circuits provides most of the digital signal processing and the other provides the analog-to-digital and digital-to-analog conversion. Generally, the two integrated circuits
20 are separated after analog to digital conversion on the receiver side and before the digital-to-analog conversion on the transmitter side.

This means that data is transmitted between the two
chips at a relatively high data rate. This high data rate
25 transmission between integrated circuit chips results in more buffering at each chip and more pins are needed to

connect the chips. This increases the cost of each chip. In addition, the high data rate also results in higher system cost due to the impact of higher frequency operation on electromagnetic interference (EMI) shielding and power control.

Thus, there is a continuing need for an ADSL modem that allows data to be more efficiently shared between integrated circuits.

Summary

In accordance with one aspect, an asymmetric digital subscriber loop modem includes a integrated circuit with an analog-to-digital converter that produces data at a relatively higher data rate. A device coupled to said analog-to-digital converter, and contained in said integrated circuit, reduces the higher data rate produced by the analog-to-digital converter to a lower data rate. A multiplexer multiplexes the lower data rate data and control information and transmits the data and control information externally of the integrated circuit.

Other aspects are set forth in the accompanying detailed description and claims.

Brief Description of the Drawings

Figure 1 is a block diagram of one embodiment of the present invention;

Figure 2 is a block showing a digital signal processing (DSP) chip and a codec chip in accordance with one embodiment of the present invention;

Figure 3 shows an example of a clock signal that may be utilized in accordance with one embodiment of the present invention;

Figure 4 shows an example of a synchronization signal which may be utilized to synchronize data multiplexed between the codec and the DSP chips in one embodiment of the present invention;

Figure 5 is a timing diagram showing the data output from the DSP chip to the codec chip in one embodiment of the present invention; and

Figure 6 is a timing diagram showing the data input from the codec chip to the DSP chip in one embodiment of the present invention.

Detailed Description

Referring to Figure 1, a remote modem 10 may be an asymmetric digital subscriber loop (ADSL) modem. The modem 10, in one embodiment of the present invention, may be a so-called g.lite ADSL modem or splitterless modem which does not use a splitter at the remote location. While the present invention illustrates a remote modem, the principles set forth herein can also be utilized at the central office modem. However, because of the high number of remote modems compared to the number of central office

modems, the principles set forth in the present invention are particularly applicable to the design of remote modems which are produced in relatively high volumes.

Thus, referring to Figure 1, the downstream signal 16 from the central office (not shown) is received by the receiver section of the modem 10 and particularly by a coder/decoder (codec) chip 14 and its analog filter 18. In one embodiment of the present invention, the analog filter 18 may be a bandpass filter. The analog filter 18 may be coupled to an analog-to-digital converter 20 that converts the analog signal into a digital signal. The output of the analog-to-digital converter 20 is a relatively higher data rate signal.

A decimation filter 22 produces digital samples at a lower data rate compared to the data rate produced by the analog-to-digital converter 20. A decimation factor of the filter 22 indicates the data rate reduction from the higher data rate produced by the analog-to-digital converter 20. The decimation filter 22 may include a low pass filter and a sample rate compression device, in one embodiment of the invention.

The output signal from the decimation filter 22 may then be transmitted by a multiplexer or serializer 24 externally of the chip 14 to an ensuing digital signal processing (DSP) chip 12. The serializer 24, in one embodiment of the present invention, takes the lower data

rate data produced by the decimation filter 22 and multiplexes it together with control information. The multiplexed control information and data are transmitted to a de-multiplexer or de-serializer 26 on the DSP integrated circuit chip 12 in one embodiment of the invention.

The de-serializer 26 demultiplexes the control information and data and forwards the data to a fast fourier transformer (FFT) 28 and a line decoder 30. The line decoder 30, in one embodiment of the present invention, may be a quadrature amplitude modulator (QAM) decoder. The FFT 28 and line decoder 30 demodulate the input data, separating the digital data by carrier frequency.

A protocol framing and error checking unit 32 completes the reception of the signal. The unit 32 checks for errors and places the data in a particular format for use in connection with a particular processor-based system (not shown). The decoded data stream is then passed to an elastic store or hybrid 34. A link 36 provides the information to a processor-based system (not shown).

Transmit data 54 (from the processor-based system) heading upstream goes through a transmitter section including a protocol framing and error coding unit 38 into a line encoding unit 40. The line encoding unit 40 may be a quadrature amplitude modulator (QAM) encoder, in one embodiment of the present invention. After line encoding,

the information is processed by an inverse fast Fourier transformer (IFFT). The data is selectively encoded by the encoder 40 at a relatively higher data rate and the IFFT produces, for each frame, a sequence of digital samples at a relatively lower data rate.

The lower data rate output signal from the IFFT 42 is provided to a multiplexer or serializer 44 which transmits the data together with control information over a link 45 to a de-serializer 46 on the chip 14. The serializer 44 may provide a multiplexing function. The output of the de-serializer 46 is interpolated by an interpolation filter 48. The filter 48 adds interpolated data into the data stream distributed by the modem to reduce the effect of imaging by increasing the rate at which samples are produced.

Thus, the interpolation filter 48 increases the data rate of the data intended for the upstream signal 54. The interpolation filter 48 may include digital low pass filtering that enables digital suppression of the lower frequency images in the interpolation filter 48 so that the remaining images may be more easily and effectively removed by the analog filter 52. In one embodiment of the present invention, the analog filter 52 may be a low pass filter. A digital-to-analog converter 50 converts the digital signal from the interpolation filter 48 into a analog signal that is filtered by the analog filter 52.

The chips 12 and 14 communicate at lower data rates. This use of lower data rate communication may have the effect, in some embodiments of the present invention, of reducing the buffering required in each chip 12 and 14.

5 This may reduce the cost of the overall modem 10. In addition, by reducing the data rate on the links 45 and 25, system cost may be reduced due to the impact of lower frequency operation and diminished need for EMI shielding and power control. Since the reduced data rates were used
10 for other reasons in both the receiver and transmitter sections, no substantial additional costs are incurred.

In some embodiments of the present invention, the operation of the chip 12 may be accomplished in software implementing a soft modem. In such case, the DSP chip 12
15 may be eliminated. In a soft modem, a chip may be used to provide an interface between a system bus in the processor-based system and the codec chip 14.

Referring next to Figure 2, in accordance with one embodiment of the present invention, a coder/decoder
20 (codec) chip 14 may include a clock control interface 60 and a link controller 25a, 45a to the link 25. The link 25 may communicate with a link controller 25a on a DSP chip 12. A DSL clock 72 may be controlled by control 74 coupled to a control (out-of-band) data stream 76. A sample (in-
25 band) data stream 78 may couple the link controller 25a, 45a to the codec functions 80. The DSL clock 72 may be

implemented in the codec chip 14, DSP chip 12 or as a stand alone device, as shown in Fig. 2. With a stand alone device, the control signals for the clock function may come from software. However, a digital analog (D/A) converter
5 is used for clock control. If the D/A converter is in the codec chip 14, the link may be used to carry the clock D/A sample data.

The DSP chip 12 may include a system interface 58 that interfaces with a system bus 56 in a processor-based system
10 (not shown). A sample (in-band) data stream 82 may flow between the interface 58 and DSP functions 84 and on to the controller 25a, 45a. A control (out-of-band) data stream 86 may flow between the interface 58 and the controller 25a, 45a.

15 The signals on the links 25 and 45 include the data paths 62 and 64 which provide receive (data in) and transmit (data out) data at reduced data rates as described previously. In addition, control information in the form of a synchronization signal 66, clock information 68 and
20 reset information 70 may also be provided in the multiplexed stream.

Thus, the links 25, 45 may provide a serial interface which carries the data in and data out signals 62 and 64, a clock signal 68, a synchronization signal 70 and a reset
25 signal 70. Examples of hypothetical data in and data out signals are shown in Figures 5 and 6, respectively. A

hypothetical synchronization signal is illustrated in Figure 4, and a hypothetical clock signal as illustrated in Figure 3.

5 In the case of a soft modem embodiment, the DSP 12, shown in Figure 2, may be eliminated. However, the links 25a, 25b, 45a, 45b and the interface 58 may still be used in some embodiments.

10 Thus, full duplex data flow may be achieved. The data frame may include a header that indicates the validity of the entire frame and also the validity of each cell within the frame. A header may also be needed to distinguish sample data from control data on the link. One instantiation of the frame uses a two bit header and a fourteen bit payload, as shown in Figures 5 and 6. A
15 common clock and synchronization pulse may be utilized for both data intended for downstream and upstream communications. In one embodiment of the present invention, the system may implement a so-called g.lite ADSL modem. However, other ADSL modems may be implemented as
20 well including splitterless modems and modems including splitters.

While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and
25 variations therefrom. It is intended that the appended

claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.

What is claimed is:

1 1. An asymmetric digital subscriber loop modem
2 comprising:
3 an integrated circuit;
4 an analog-to-digital converter contained in said
5 integrated circuit, said converter producing data at a
6 relatively higher data rate;
7 a device contained in said circuit and coupled to
8 said analog-to-digital converter, said device reducing the
9 higher data rate data from the analog-to-digital converter
10 to a lower data rate; and
11 a multiplexer that multiplexes said lower data
12 rate data and control information and transmits said data
13 and control information externally of said integrated
14 circuit.

1 2. The modem of claim 1 including a second
2 integrated circuit, said second integrated circuit
3 including a de-multiplexer that de-multiplexes said lower
4 data rate data and said control information.

1 3. The modem of claim 1 wherein said device includes
2 a decimation filter.

1 4. The method of claim 3 wherein said integrated
2 circuit includes a analog filter coupled to said analog-to-

3 digital converter in turn coupled to said decimation filter
4 in turn coupled to said multiplexer.

1 5. The modem of claim 1 wherein said integrated
2 circuit further includes a demultiplexer coupled to a
3 device that increases the data rate of data received by
4 said demultiplexer, said device that increases the data
5 rate being coupled to a digital-to-analog converter.

1 6. The modem of claim 5 wherein said device for
2 increasing the data rate includes an interpolation filter.

1 7. The modem of claim 1 wherein said integrated
2 circuit includes both a receiver section and a transmitter
3 section.

1 8. The modem of claim 1 including a second
2 integrated circuit having a receiver section coupled to
3 receive said lower data rate data and control information
4 from said integrated circuit.

1 9. The modem of claim 8 wherein said second
2 integrated circuit implements discrete multi-tone
3 modulation.

1 10. The modem of claim 9 wherein said second
2 integrated circuit provides digital signal processing.

1 11. The modem of claim 9 wherein said second
2 integrated circuit includes a fast Fourier transformer and
3 a line decoder.

1 12. The modem of claim 1 including a second
2 integrated circuit, said second integrated circuit
3 including a line encoder which produces data at a
4 relatively higher data rate and a device coupled to said
5 line encoder that produces data at a relatively lower data
6 rate, said device being coupled to a serializer which
7 transmits said data to said integrated circuit.

1 13. The modem of claim 12 wherein said device is an
2 inverse fast Fourier transformer.

1 14. A method comprising:
2 receiving analog data on a first integrated
3 circuit device;
4 converting said analog data to digital format;
5 decreasing the data rate of said data;
6 serializing said data; and
7 transmitting said data to a second integrated
8 circuit device.

1 15. The method of claim 14 wherein reducing the data
2 rate of said digital data includes decimating said digital
3 data.

1 16. The method of claim 15 wherein serializing said
2 data includes multiplexing said data with control
3 information.

1 17. The method of claim 16 further including
2 receiving said data on said second integrated circuit and
3 de-serializing said data.

1 18. The method of claim 17 including increasing the
2 data rate of said data on said second integrated circuit.

1 19. The method of claim 18 wherein increasing said
2 data rate includes fast fourier transforming said data.

1 20. The method of claim 14 further including
2 receiving digital data for transmission by said first chip
3 and increasing the data rate of said data.

1 21. The method of claim 20 wherein increasing said
2 data rate includes interpolating said data.

1 22. The method of claim 21 including converting said
2 interpolated data to an analog format signal.

1 23. An asymmetric digital subscriber loop modem
2 comprising:

3 a first integrated circuit including an analog-
4 to-digital converter, a device to reduce the data rate from
5 the analog-to-digital converter to a lower data rate, and a
6 serializer; and

7 a second integrated circuit, said serializer
8 transmitting said lower data rate data from said first
9 integrated circuit to said second integrated circuit, said
10 second integrated circuit including a de-serializer that
11 receives said lower data rate data from said first
12 integrated circuit and transmits said data to a device for
13 demodulating said data.

1 24. The modem of claim 23 wherein said second
2 integrated circuit includes a modulating circuit which
3 decreases the data rate of digital data and a serializer
4 which transmits said decreased data rate data to said first
5 integrated circuit, said first integrated circuit including
6 a de-serializer that receives said modulated data, said de-
7 serializer coupled to a device that increases the data rate
8 of said data, said device coupled to a digital-to-analog
9 converter.

1 25. The modem of claim 23 wherein said device on said
2 first integrated circuit for decreasing the data rate of
3 said data is a decimation filter.

1 26. The modem of claim 24 wherein said device that
2 increases the data rate on said first integrated circuit is
3 an interpolation filter.

1 27. The modem of claim 24 wherein said modulating
2 circuit includes an inverse fast Fourier transformer.

1 28. The modem of claim 23 wherein said modem is a
2 splitterless remote modem.


1 29. The modem of claim 23 wherein said serializer
2 multiplexes lower data rate data and control information.

1 30. The modem of claim 23 wherein lower data rate
2 data is transmitted in two directions between said first
3 and second integrated circuits.

ASYMMETRIC DIGITAL SUBSCRIBER LOOP MODEM

Abstract of the Disclosure

An asymmetric digital subscriber loop modem may achieve efficiency and cost reduction by providing a coder/decoder (codec) chip which transmits data externally
5 of the chip when the data is at a reduced or lower data rate. That is, instead of transmitting the data at a higher data rate, which may result in increased cost, for example for EMI shielding, the codec chip transmits the data when the data is at a reduced data rate.

**FIG. 1**




Fig 2

Fig 3




Fig 4






Fig 5

DATA OUT



DATA IN




Fig 6

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

ASYMMETRIC DIGITAL SUBSCRIBER LOOP MODEM

the specification of which

X	is attached hereto.
	was filed on _____ as
	United States Application Number _____
	or PCT International Application Number _____
	and was amended on _____
	(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):			Priority Claimed	
Number	(Country)	(Day/Month/Year Filed)	Yes	No
Number	(Country)	(Day/Month/Year Filed)	Yes	No
Number	(Country)	(Day/Month/Year Filed)	Yes	No

I hereby claim the benefit under title 35, United States Code, Section 119(e) of the United States provisional application(s) listed below:

_____ (Application Number)	_____ (Filing Date)
_____ (Application Number)	_____ (Filing Date)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

_____ (Application Number)	_____ Filing Date	_____ (Status-patented, pending, abandoned)
_____ (Application Number)	_____ Filing Date	_____ (Status-patented, pending, abandoned)

I hereby appoint Timothy N. Trop, Reg. No. 28,994; Fred G. Pruner, Jr., Reg. No. 40,779, Dan C. Hu, Reg. No. 40,025; Coe F. Miles, Reg. No. 38,559, and John R. Merkling, Reg. No. 31,716 my patent attorneys, of TROP, PRUNER, HU & MILES, P.C., with offices located at 8554 Katy Freeway, Ste. 100, Houston, TX 77024, telephone (713) 468-8880, and Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Sean Fitzgerald, Reg. No. 32,027; David J. Kaplan, Reg. No. 41,105; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; and Charles K. Young, Reg. No. 39,425; my patent attorneys, of INTEL CORPORATION; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to Timothy N. Trop, TROP, PRUNER, HU & MILES, P.C., 8554 Katy Freeway, Ste. 100, Houston, TX 77024 and direct telephone calls to Timothy N. Trop, (713) 468-8880.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: MICHAEL J. MCTAGUE	
Inventor's Signature:	Date:
Residence: PORTLAND, OREGON	Citizenship: U.S.
Post Office Address: 3606 NE KLINKITAT STREET, PORTLAND, OREGON 97212	
Full Name of Second/Joint Inventor: RAMAN M. SRINIVASAN	
Inventor's Signature:	Date:
Residence: PORTLAND, OREGON	Citizenship: INDIA
Post Office Address: 3953 NW STARVIEW PLACE, PORTLAND, OREGON 97229	
Full Name of Third/Joint Inventor: BRAD A. BARMORE	
Inventor's Signature:	Date:
Residence: PORTLAND, OREGON	Citizenship: U.S.
Post Office Address: 18994 NW ASTORIA DRIVE, PORTLAND, OREGON 97229	

INTL-0296 -US (P6509)